Multi-clock domain optimization for reconfigurable architectures in high-level dataflow applications | IEEE Conference Publication | IEEE Xplore