Truncated multipliers through power-gating for degrading precision arithmetic | IEEE Conference Publication | IEEE Xplore