On the performance of LDPC and turbo decoder architectures with unreliable memories | IEEE Conference Publication | IEEE Xplore