A systematic procedure for deriving block-parallel, power efficient, digital filter architectures for highspeed data conversion | IEEE Conference Publication | IEEE Xplore