Dynamically reconfigurable multi-processor arrays | IEEE Conference Publication | IEEE Xplore