Low power design of a word-level finite field multiplier using Reordered Normal Basis | IEEE Conference Publication | IEEE Xplore