Design and realization of an efficient VLIC architecture for a linear frequency modulation (LFM) pulse compression in pulsed radars using FPGA | IEEE Conference Publication | IEEE Xplore