System Level Modelling of Reconfigurable FFT Architecture for System-on-Chip Design | IEEE Conference Publication | IEEE Xplore