A limited telemetry rate combined with a large amount of scientific information retrieved from the camera systems of the Polarimetric and Helioseismic Imager (PHI) instrument on Solar Orbiter demand that classical ground processing steps like determination of scientific parameters need to be performed already on-board. Field-Programmable Gate Arrays (FPGAs) with large logic density provide a highly flexible platform to implement such sophisticated capabilities. Specifically, radiation tolerant space suitable SRAM-based FPGAs have significantly improved flexibility of high reliable systems for space applications and have already been proven in many space missions. Furthermore, the potential of SRAM-based FPGAs to support dynamic (partial) reconfiguration allows a flexible use of the available hardware (HW) platform in a TimeSpace Partitioning (TSP) manner. For the PHI Data Processing Unit (DPU), the seamless reconfigurability of these FPGAs enables multiple use of the FPGA resources during different modes of operation, i.e. one dedicated configuration for image acquisition and a different configuration for subsequent data processing. Other advantages like enhanced flexibility of a system or in-flight adaptation to changing mission requirements are presented. The basic structure proposed for the PHI DPU design is based on the results of the ESA study for a Dynamically Reconfigurable Processing Module (DRPM). The communication architecture employs our own SpaceWire based System-on-Chip Wire (SoCWire), which is able to connect reconfigurable modules to a host system with the capability to isolate these modules logically and physically. For safe in-flight update data integrity of the uploaded HW code must be guaranteed from ground upload until storage in configuration memory to maintain system qualification. This is taken into account especially in view of possible Single Event Upsets (SEUs) errors in configuration memory. A reasonable separation of the required function...