Path Balancing for Reducing Dynamic Power Consumption in Digital Designs Containing IP-Blocks | IEEE Conference Publication | IEEE Xplore