400 Gb/s Programmable Packet Parsing on a Single FPGA | IEEE Conference Publication | IEEE Xplore