High-performance architecture for dynamically updatable packet classification on FPGA | IEEE Conference Publication | IEEE Xplore