Parasitic capacitance modeling for multilevel interconnects | IEEE Conference Publication | IEEE Xplore