Post-placement Thermal Via Planning for 3D Integrated Circuit | IEEE Conference Publication | IEEE Xplore