Unified Data/Instruction Cache with Hierarchical Multi-Port Architecture and Hidden Precharge Pipeline | IEEE Conference Publication | IEEE Xplore