VLSI Architecture for High-Speed / Low-Power Implementation of Multilevel Lifting DWT | IEEE Conference Publication | IEEE Xplore