Low-latency VLSI architecture of a 3-input floating-point adder | IEEE Conference Publication | IEEE Xplore