An FPGA implementation of a DWT with 5/3 filter using semi-programmable hardware | IEEE Conference Publication | IEEE Xplore