A low-power area-efficient SRAM with enhanced read stability in 0.18-μm CMOS | IEEE Conference Publication | IEEE Xplore