On output reorder buffer design of bit reversed pipelined continuous data FFT architecture | IEEE Conference Publication | IEEE Xplore