A scalable distributed memory architecture for Network on Chip | IEEE Conference Publication | IEEE Xplore