Asymmetric dual-gate multi-fin keeper bias options and optimization for low power and robust FinFET domino logic | IEEE Conference Publication | IEEE Xplore