An ultrahigh-speed full adder using resonant-tunneling logic gates | IEEE Conference Publication | IEEE Xplore