BIST approach for testing configurable logic and memory resources in FPGAs | IEEE Conference Publication | IEEE Xplore