Implementation of reconfigurable SHA-2 hardware core | IEEE Conference Publication | IEEE Xplore