Loading [a11y]/accessibility-menu.js
A PCI166-compatible 3×VDD-tolerant mixed-voltage I/O buffer | IEEE Conference Publication | IEEE Xplore

A PCI166-compatible 3×VDD-tolerant mixed-voltage I/O buffer


Abstract:

A PCI166-compatible 3×VDD mixed-voltage I/O buffer with ESD protection consideration is proposed. By using a compact Dynamic gate bias generator to provide appropriate ga...Show More

Abstract:

A PCI166-compatible 3×VDD mixed-voltage I/O buffer with ESD protection consideration is proposed. By using a compact Dynamic gate bias generator to provide appropriate gate drive voltages for the output stage, the I/O buffer can transmit sub-3×VDD voltage level signal without gate-oxide overstress hazard. Besides, the leakage current is eliminated by adopting a Floating N-well circuit. The maximum data rate is simulated to be 166/166/166/100/80 MHz when VDDIO is 5.0/3.3/1.8/1.2/0.9 V, respectively, with an equivalent probe capacitive load of 10 pF.
Date of Conference: 06-09 December 2010
Date Added to IEEE Xplore: 27 May 2011
ISBN Information:
Conference Location: Kuala Lumpur, Malaysia

References

References is not available for this document.