Low power, variable resolution pipelined analog to Digital converter with sub flash architecture | IEEE Conference Publication | IEEE Xplore