A reduced jitter-sensitivity clock generation technique for continuous-time ΣΔ modulators | IEEE Conference Publication | IEEE Xplore