Impact of skew and jitter on the performance of VLSI interconnects | IEEE Conference Publication | IEEE Xplore