Panning sorter: A minimal-size architecture for hardware implementation of 2D Data Sorting Coprocessors | IEEE Conference Publication | IEEE Xplore