Achieving near-MLD performance with soft information-set decoders implemented in FPGAs | IEEE Conference Publication | IEEE Xplore