Loading [a11y]/accessibility-menu.js
High-performance inverse transform circuit based on butterfly architecture for H.264 high profile decoder | IEEE Conference Publication | IEEE Xplore

High-performance inverse transform circuit based on butterfly architecture for H.264 high profile decoder


Abstract:

This paper proposes the high-performance architecture of unified inverse transform circuit for H.264/AVC high profile decoder. Four processing elements operate in paralle...Show More

Abstract:

This paper proposes the high-performance architecture of unified inverse transform circuit for H.264/AVC high profile decoder. Four processing elements operate in parallel to achieve the high performance. Two-stage pipeline technique is applied in each processing element. All inverse transforms required in H.264/AVC high profile decoding are covered by the proposed circuit. Our circuit consists of 29,731 gates and its maximum operation frequency is 107MHz when synthesized using 130nm standard cell library.
Date of Conference: 06-09 December 2010
Date Added to IEEE Xplore: 27 May 2011
ISBN Information:
Conference Location: Kuala Lumpur, Malaysia

References

References is not available for this document.