Memory binding and layer assignment for high-level synthesis of 3D ICs | IEEE Conference Publication | IEEE Xplore