A floorplan-aware high-level synthesis algorithm for multiplexer reduction targeting FPGA designs | IEEE Conference Publication | IEEE Xplore