Timing analysis and optimization of voltage scaled CMOS digital circuits with dual-V<inf>th</inf> devices

Timing analysis and optimization of voltage scaled CMOS digital circuits with dual-Vth devices | IEEE Conference Publication | IEEE Xplore