A 3.5/7.0/14-Gb/s multi-rate clock and data recovery circuit with a multi-mode rotational binary phase detector | IEEE Conference Publication | IEEE Xplore