Yield and power improvement method by post-silicon delay tuning and technology mapping | IEEE Conference Publication | IEEE Xplore