A Bit-Segmented Adder Chain based Symmetric Transpose Two-Block FIR Design for High-Speed Signal Processing | IEEE Conference Publication | IEEE Xplore