A Zero-Gating Processing Element Design for Low-Power Deep Convolutional Neural Networks | IEEE Conference Publication | IEEE Xplore