Low-Power Implementation of a High-Throughput Multi-core AES Encryption Architecture | IEEE Conference Publication | IEEE Xplore