A Gate Level Analysis of Transient Faults Effects on Dual-Core Chip-Multi Processors | IEEE Conference Publication | IEEE Xplore