A chip-set for a high-speed low-cost floating-point unit | IEEE Conference Publication | IEEE Xplore