On design and performance of VLSI based parallel multiplier | IEEE Conference Publication | IEEE Xplore