A 160 ns 54 bit CMOS division implementation using self-timing and symmetrically overlapped SRT stages | IEEE Conference Publication | IEEE Xplore