Application of fast layout synthesis environment to dividers evaluation | IEEE Conference Publication | IEEE Xplore