Efficient VLSI implementation of modulo (2/sup n//spl plusmn/1) addition and multiplication | IEEE Conference Publication | IEEE Xplore