Loading [a11y]/accessibility-menu.js
A unidirectional bit serial systolic architecture for double-basis division over GF(2/sup m/) | IEEE Conference Publication | IEEE Xplore
Scheduled Maintenance: On Tuesday, 25 February, IEEE Xplore will undergo scheduled maintenance from 1:00-5:00 PM ET (1800-2200 UTC). During this time, there may be intermittent impact on performance. We apologize for any inconvenience.

A unidirectional bit serial systolic architecture for double-basis division over GF(2/sup m/)


Abstract:

A unidirectional bit serial systolic architecture for division over Galois field GF(2/sup m/) is presented which uses both triangular and polynomial basis representations...Show More

Abstract:

A unidirectional bit serial systolic architecture for division over Galois field GF(2/sup m/) is presented which uses both triangular and polynomial basis representations. It is suitable for hardware implementations where the dimension of the field is large and may vary. This is the typical case for cryptographic applications. This architecture is simulated in Verilog-HDL and synthesized for a clock period of 1.4 ns using Synopsys. The time and area complexities are truly linear, since no carry propagation structures are present, and the complexity measures are equivalent or excel the best designs proposed so far.
Date of Conference: 15-18 June 2003
Date Added to IEEE Xplore: 09 July 2003
Print ISBN:0-7695-1894-X
Print ISSN: 1063-6889
Conference Location: Santiago de Compostela, Spain

References

References is not available for this document.