Optimizing Matrix Multiplication on Intel® Xeon Phi TH x200 Architecture | IEEE Conference Publication | IEEE Xplore