FPGA acceleration of bit-true simulations for word-length optimization | IEEE Conference Publication | IEEE Xplore