Extracting low-precision floating-point adders from embedded hard FP DSP Blocks on FPGAs | IEEE Conference Publication | IEEE Xplore